Interrupt flags set address
ILIM0_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
IMAT0_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
ICAP0_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
RESERVED | Reserved. |
ILIM1_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
IMAT1_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
ICAP1_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
RESERVED | Reserved. |
ILIM2_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
IMAT2_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
ICAP2_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
RESERVED | Reserved. |
ABORT_F_SET | Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt. |
RESERVED | Reserved. |