NXP Semiconductors /LPC408x_7x /MCPWM /INTF_SET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTF_SET

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ILIM0_F_SET)ILIM0_F_SET 0 (IMAT0_F_SET)IMAT0_F_SET 0 (ICAP0_F_SET)ICAP0_F_SET 0RESERVED 0 (ILIM1_F_SET)ILIM1_F_SET 0 (IMAT1_F_SET)IMAT1_F_SET 0 (ICAP1_F_SET)ICAP1_F_SET 0RESERVED 0 (ILIM2_F_SET)ILIM2_F_SET 0 (IMAT2_F_SET)IMAT2_F_SET 0 (ICAP2_F_SET)ICAP2_F_SET 0RESERVED 0 (ABORT_F_SET)ABORT_F_SET 0RESERVED

Description

Interrupt flags set address

Fields

ILIM0_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

IMAT0_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

ICAP0_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

RESERVED

Reserved.

ILIM1_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

IMAT1_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

ICAP1_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

RESERVED

Reserved.

ILIM2_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

IMAT2_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

ICAP2_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

RESERVED

Reserved.

ABORT_F_SET

Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt.

RESERVED

Reserved.

Links

()